

United States Patent and Trademark Office



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FI	LING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/709,239	(04/23/2004	Huilong Zhu	FIS920030375	3238	
23389	7590	07/27/2006		EXAMINER		
SCULLY S	COTT M	IURPHY & PRES	LUU, CHUONG A			
	400 GARDEN CITY PLAZA			ART UNIT	PAPER NUMBER	
SUITE 300				7117 0111		
GARDEN CITY, NY 11530				2818		

DATE MAILED: 07/27/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

the state of the s	Application No.	Applicant(s)	
	10/709,239	ZHU ET AL.	
Office Action Summary	Examiner	Art Unit	
	Chuong A. Luu	2818	
The MAILING DATE of this communicat Period for Reply	tion appears on the cover sheet w	th the correspondence addre	ess
A SHORTENED STATUTORY PERIOD FOR WHICHEVER IS LONGER, FROM THE MAIL - Extensions of time may be available under the provisions of 37 after SIX (6) MONTHS from the mailing date of this communic - If NO period for reply is specified above, the maximum statuto - Failure to reply within the set or extended period for reply will, Any reply received by the Office later than three months after the earned patent term adjustment. See 37 CFR 1.704(b).	LING DATE OF THIS COMMUNION OF THE THING THE PROPERTY OF THE THING THE T	CATION. eply be timely filed ITHS from the mailing date of this common that it is common to the common that it is common to the common that it is common to the common that it is is in the common that it is in the common	,
Status			
 1) Responsive to communication(s) filed of 2a) This action is FINAL. 2b) Since this application is in condition for closed in accordance with the practice of the second se	This action is non-final. allowance except for formal matt	·	nerits is
Disposition of Claims			
4) ☐ Claim(s) 1-24 is/are pending in the apple 4a) Of the above claim(s) 14-24 is/are websical solution of the above claim(s) 14-24 is/are websical solution claim(s) 1-13 is/are allowed. 6) ☐ Claim(s) 1-13 is/are rejected. 7) ☐ Claim(s) is/are objected to. 8) ☐ Claim(s) are subject to restriction claim(s) are sub	vithdrawn from consideration.		
9) The specification is objected to by the E.	yaminer		
10) The drawing(s) filed on is/are: a) Applicant may not request that any objection Replacement drawing sheet(s) including the 11) The oath or declaration is objected to by	☐ accepted or b)☐ objected to n to the drawing(s) be held in abeyar e correction is required if the drawing	nce. See 37 CFR 1.85(a). (s) is objected to. See 37 CFR	• •
Priority under 35 U.S.C. § 119			
12) Acknowledgment is made of a claim for a) All b) Some * c) None of: 1. Certified copies of the priority doc 2. Certified copies of the priority doc 3. Copies of the certified copies of the application from the International * See the attached detailed Office action for	cuments have been received. cuments have been received in A he priority documents have been Bureau (PCT Rule 17.2(a)).	pplication No received in this National St	age
Attachment(s) 1) X Notice of References Cited (PTO-892)		Summary (PTO-413)	
 Notice of Draftsperson's Patent Drawing Review (PTO-3) Information Disclosure Statement(s) (PTO-1449 or PTO Paper No(s)/Mail Date 	948) Paper No(s	s)/Mail Date nformal Patent Application (PTO-1 	52)

Application/Control Number: 10/709,239

Art Unit: 2818

DETAILED ACTION

Response to Arguments

Applicant's arguments with respect to claims 1-13 have been considered but are most in view of the new ground(s) of rejection.

PRIOR ART REJECTIONS

Statutory Basis

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

The Rejections

Claim 1 is rejected under 35 U.S.C. 102(e) as being anticipated by Lee et al. (U.S. 20050186750).

Lee discloses a heterojunction bipolar transistor with

(1) a substrate of either bulk silicon (Si) (14), and a gate dielectric layer (16) over the substrate (14);

Application/Control Number: 10/709,239

Art Unit: 2818

a stacked gate structure of SiGe and/or Si:C to produce stresses by the structures of Ssi(strained Si)/SiGe or SSi/Si:C in the stacked gate structure and having a first stressed film layer of large grain size Si (20) formed on the gate dielectric layer (16),

a second stressed film layer of strained SiGe (22) formed on the first stressed film layer (20) (see Figure 4);

a semiconductor layer (24) formed on top the second stressed film layer (22) (see Figure 4).

PRIOR ART REJECTIONS

Statutory Basis

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

The Rejections

Claims 2-13 are rejected under 35 U.S.C. 103(a) as being unpatentable over Lee et al. (U.S. 20050186750) in view of Zhu et al. (U.S. 20050189589).

Lee teaches the above outlined features except for a the device fabricated on a chip having both nFET devices and PFET devices, and wherein the NFET devices and

Art Unit: 2818

PFET devices have different stresses. However, Zhu discloses a semiconductor transistor with (2) wherein stress is produced in the stacked gate structure by different semiconductor materials and/or by different percentages of semiconductor materials (see Figure 9); (3) the device fabricated on a chip having both nFET devices and PFET devices, and wherein the NFET devices and PFET devices have different stresses (see paragraph [0027]); (4) wherein the stacked gate structure of the nFET devices comprises the second stressed film layer of strained SiGe over the first stressed film layer of single crystal silicon, and the stacked gate structure of the PFET devices comprises the second stressed film layer of strained Si:C over the first stressed film layer of single crystal silicon (see paragraph [0027]); (5) wherein the stacked gate structure of the nFET devices comprises the second stressed film layer of strained Si₁yGey over the first stressed film layer of strained Si_{1-x} Gex, and the stacked gate structure of the PFET devices comprises the second stressed film layer of strained Si1-_zGe_z over the first stressed film layer of strained Si_{1-x} Ge_x, wherein y>x and z<x to produce different stresses (see paragraph [0027]); (6) wherein the value of x is selected to adjust the PFET Vt (threshold voltage) (see paragraph [0027]); (7) wherein the Si_{1-x} Ge_x is a seed layer for parts of the gate above the Si_{1-x} Ge_x layer, and the Si_{1-x} Gex layer is strained after selective epitaxial growth (see paragraph [0027]); (8) wherein the stacked gate structure of the nFET devices comprises the second stressed film layer of strained Si_{1-y}Gey over the first stressed film layer of strained Si_{1-xn}Ge_{xn}, and the stacked gate structure of the PFET devices comprises the second stressed film layer of strained Si_{1-z}Ge_z over the first stressed film layer of strained Si_{1-xp}Ge_{xp}, wherein y>xn

Application/Control Number: 10/709,239

Art Unit: 2818

and z<xp, to produce stresses (see paragraph [0027]); (9) wherein the Si_{1-xn}Ge_{xn} is a seed layer for parts of the gate above the Si1-xnGexn seed layer and the Si1-xnGexn seed layer seed layer is strained after selective epitaxial growth, and the Si_{1-xp}Ge_{xp} is a seed layer for parts of the gate above the Si_{1-xp}Ge_{xp} seed layer and the Si_{1-xp}Ge_{xp} seed layer is strained after selective epitaxial growth (see paragraph [0027]); (10) wherein the stacked gate structure of the nFET devices comprises the second stressed film layer of strained Si_{1-y}Ge_y over the first stressed film layer of strained Si_{1-x} Ge_x, and the stacked gate structure of the PFET devices comprises the second stressed film layer of strained Si:C over the first stressed film layer of strained Si_{1-x} Ge_x, wherein y>x and z<x, to produce different stresses (see paragraph [0027]); (11) the device fabricated in an integrated circuit PFET devices having comprising both nFET devices and said stacked gate structure (see paragraph [0027]); (12) the device fabricated in an integrated circuit comprising nFET devices having said stacked gate structure (see paragraph [0027]); (13) the device fabricated in an integrated circuit comprising PFET devices having said stacked gate structure (see paragraph [0027]). Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to modify the teachings of Lee (accordance with the teaching of Zhu). Doing so would facilitate the manufacture of the semiconductor device and increase the speed of the semiconductor structure.

Page 5

Art Unit: 2818

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Chuong A. Luu whose telephone number is (571) 272-1902. The examiner can normally be reached on M-F (6:15-2:45).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matthew Smith can be reached on (571) 272-1907. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

> Chuong Anh Luu Patent Examiner July 17, 2006